Hasil Pencarian  ::  Simpan CSV :: Kembali

"This book presents a new FPGA architecture known as tree-based FPGA architecture, due to its hierarchical nature. This type of architecture has been relatively unexplored despite their better performance and predictable routing behavior, as compared to mesh-based FPGA architectures. In this book, we explore and optimize the tree-based architecture and we evaluate it by comparing it to equivalent mesh-based FPGA architectures."

"Heterogeneous integration uses packaging technology to integrate dissimilar chips, LED, MEMS, VCSEL, etc. from different fabless houses and with different functions and wafer sizes into a single system or subsystem. How are these dissimilar chips and optical components supposed to talk to each other? The answer is redistribution layers (RDLs). This book addresses the fabrication of RDLs for heterogeneous integrations, and especially focuses on RDLs on: A) organic substrates, B) silicon substrates (through-silicon via (TSV)-interposers), C) silicon substrates (bridges), D) fan-out substrates, and E) ASIC, memory, LED, MEMS, and VCSEL systems. The book offers a valuable asset for researchers, engineers, and graduate students in the fields of semiconductor packaging, materials sciences, mechanical engineering, electronic engineering, telecommunications, networking, etc."

"Mining frequent patterns in large transactional data bases is a highly researched area in the field of data mining

---

"

"Filterasi citra adalah salah satu persoalan penting dalam pengambilan informasi dari hasil pemindaian citra satelit. Dalam perkembangan sistem satelit yang pesat ini, kebutuhan akan proses yang singkat amatlah penting. Salah satu solusi yang ditawarkan sekarang ini adalah dengan menggunakan perangkat keras yang dapat di konfgurasi dan dapat melakukan penyesuaian secara otomatis dalam melakukan filter terhadap citra hasil pemindaian. Dalam mewujudkan hal ini diperlukan alat programmable logic yang canggih, dalam tugas akhir ini digunakan Minx VirtexI untuk melakukan filterasi noise dad citra hasil pemindaian. Pengembangan desain filter median dilakukan dalam bahasa VHDL guna diimplementasikan dalam platform FPGA. Tugas akhir ini bertujuan untuk menghilangkan noise dad sebuah citra dengan resolusi 128x128 dengan menggunakan algoritma filter median, dimana dikembangkan dalam bahasa VHDL dan akan di implementasikan pada platform FPGA. Perangkat lunak MATLAB juga digunakan sebagai alai pembanding hash keluaran dad aigoritma yang dikembangkan dengan menggunakan bahasa VHDL."

"This book suggests and describes a number of fast parallel circuits for data/vector processing using FPGA-based hardware accelerators. Three primary areas are covered: searching, sorting, and counting in combinational and iterative networks. These include the application of traditional structures that rely on comparators/swappers as well as alternative networks with a variety of core elements such as adders, logical gates, and look-up tables. The iterative technique discussed in the book enables the sequential reuse of relatively large combinational blocks that execute many parallel operations with small propagation delays. For each type of network discussed, the main focus is on the step-by-step development of the architectures proposed from initial concepts to synthesizable hardware description language specifications. Each type of network is taken through several stages, including modeling the desired functionality in software, the retrieval and automatic conversion of key functions, leading to specifications for optimized hardware modules. The resulting specifications are then synthesized, implemented, and tested in FPGAs using commercial design environments and prototyping boards. The methods proposed can be used in a range of data processing applications, including traditional sorting, the extraction of maximum and minimum subsets from large data sets, communication-time data processing, finding frequently occurring items in a set, and Hamming weight/distance counters/comparators. The book is intended to be a valuable support material for university and industrial engineering courses that involve FPGA-based circuit and system design."

"This is not a book on algorithms. It is a book that shows how to translate efficiently an algorithm to a circuit, using techniques such as parallelism, pipeline, loop unrolling, and others. Numerous examples of FPGA implementation are described throughout this book and the circuits are modeled in VHDL. Complete and synthesizable source files are available for download."