Hasil Pencarian  ::  Simpan CSV :: Kembali

"This paper presents new carrier-based and carrier-less ultra-wideband (UWB) transmitter architectures and their CMOS implementation. The carrier-based transmitter designed using a0.18-μm CMOS process adopts a double-stage switching to enhance RF-power efficiency, reduce dc-power consumption and circuit complexity, and increase switching speed andisolation. Measurement results show that the generated UWB signal can vary from 2 V peak-to-peak with 3-dB 4-ns pulse width to 1 V with 0.5 ns, covering 10-dB signal bandwidths from 0.5to 4 GHz, respectively. The generated UWB signal can be tuned to cover the entire UWB frequency range of 3.1 to 10.6 GHz. The carrier-less transmitter integrates tuning delay circuit,square-wave generator, impulse-forming circuit, and pulse-shaping circuit in a single chip using a standard low-cost 0.25-μm CMOS process. It can generate monocycle pulse and Gaussian-type impulse (without the pulse-shaping circuitry) signals with tunable pulse duration. Measured results show that the carrier-less transmitter can produce 0.3?0.6 V peak-to-peak monocycle pulse with 140?350 ps tunable pulse-duration and 0.5?1.3 V peak-to-peak impulsesignal with 100?300 ps tunable pulse-duration."

"This paper presents new carrier-based and carrier-less ultra-wideband (UWB) transmitter architectures and their CMOS implementation. The carrier-based transmitter designed using a 0.18-?m CMOS process adopts a double-stage switching to enhance RF-power efficiency, reduce dc-power consumption and circuit complexity, and increase switching speed and isolation. Measurement results show that the generated UWB signal can vary from 2 V peak-to-peak with 3-dB 4-ns pulse width to 1 V with 0.5 ns, covering 10-dB signal bandwidths from 0.5 to 4 GHz, respectively. The generated UWB signal can be tuned to cover the entire UWB frequency range of 3.1 to 10.6 GHz. The carrier-less transmitter integrates tuning delay circuit, square-wave generator, impulse-forming circuit, and pulse-shaping circuit in a single chip using a standard low-cost 0.25-?m CMOS process. It can generate monocycle pulse and Gaussian-type impulse (without the pulse-shaping circuitry) signals with tunable pulse duration. Measured results show that the carrier-less transmitter can produce 0.3–0.6 V peak-to-peak monocycle pulse with 140–350 ps tunable pulse-duration and 0.5–1.3 V peak-to-peak impulse signal with 100–300 ps tunable pulse-duration."

"ABSTRAKCMOS OP-AMP Unbuffered dua tingkat merupakan OP-AMP dengan output resistance tinggi yang terdiri dari 7 buah MOSFET. Kestabilan dari OP-AMP tersebut ditentukan oleh panjang dan lebar kanal MOSFET-MOSFET tersebut, tail current dan second stage current. Untuk memudahkan desain, panjang kanal (L) dari MOSFET-MOSFET tersebut digandeng. Pada penelitian ini dianalisis pengaruh dari perubahan panjang kanal dalam daerah cakupan l?L?20um terhadap parameter-parameter seperti slew-rate, device area, gain, gain-bandwidth, power disipasi, tegangan saturasi drain-source pada MOSFET 6 dan 7, output resistance, tegangan offset, unity gain-bandwidth dan phase-margin. Hasil rancangan CMOS OP-AMP Unbuffered dua tingkat pada panjang kanal 10 um diperoleh phase-margin 48,15°, tegangan offset -470,356 nVolt, unity gain-bandwidth 1,9307 Mhz, sedangkan parameter lainnya dibandingkan dengan referensi [2] masing-masing slew-rate +240%, gain-AV -38%, gain-bandwidth +331% dan power disipasi +125%. Selanjutnya parameter-parameter hasil rancangan tersebut dibuat konstan kecuali panjang kanalnya yang divariasikan sesuai daerah cakupan di atas. Diperoleh hasil analisis slew-rate, power disipasi, tegangan offset dan phase-margin tidak dipengaruhi oleh panjang kanal, sedangkan gain-bandwidth dan unity gain-bandwidth meningkat hingga masing-masing 8 x 107 radian dan 19,307 Mhz bila panjang kanal diperkecil. Parameter-parameter lainnya menunjukkan kecenderungan menurun bila panjang kanal diperkecil."

"Summary:Offers coverage of digital CMOS circuit design, and addresses the technology issues highlighted by the widespread use of nanometer-scale CMOS technologies. This book starts with the fundamentals of CMOS process technology, and continues with MOS transistor models, basic CMOS gates, interconnect effects, and dynamic circuits"

"Motor stepper merupakan aktuator yang kita ketahui banyak diaplikasikan dalam sistem komputer. Penggunaannya, terutama untuk disk drive, tidak memerlukan torsi besar dan hanya mengatur sudut-sudut tertentu untuk mendapatkan posisi head yang dikehendaki.Untuk menggerakkan motor stepper diperlukan masukan data paralel (umumnya ada empat masukan ditambah ground). Masing-masing masukan mendapat sinyal yang berbeda tapi berurutan satu sama lain. Masing-masing masukan mendapat sinyal pulsa yang berasal dari rangkaian driver / switching yang biasanya dibangun dari transistor. Umumnya perintah (sinyal masukan) untuk menggerakkan motor stepper tersebut dikeluarkan oleh komputer dalam bentuk data seri. Sehingga diperlukan satu rangkaian untuk mengubah data seri tersebut menjadi data paralel yang bisa dibaca oleh motor stepper. Rangkaian tersebut adalah SIPO (Serial In Parallel Out).Model ini mencoba untuk membuat rancangan layout CMOS dari paduan antara rangkaian SIPO dengan driver stepper. Layout SIPO ini dibangun dari beberapa rangkaian D flip-flop. Layout driver kemudian dicoba untuk digabungkan dengan layout SIPO dalam satu layout dalam beberapa alternatif rangkaian.Dari alternatif-alternatif layout yang dibuat, luas layout dan tanggapan waktunya kemudian dibandingkan untuk mendapatkan hasil yang terbaik. Perancangan layout ini menggunakan software "Magic CAD" untuk menggambar layout rancangan dan "IRSIM" untuk mensimulasikan hasil rancangan. Proses penggambaran layout dan simulasi hasil rancangan ini dilakukan di Lab. Elektronika Fakultas Teknik UI selama bulan Desember 2003 sampaiJanuari 2004.

---

Stepper motor is actuator as we knew has a lot of aplication in computer system field. The aplications, especially for disk drive, doesn't need large torque and only set a certain angle to achieve a certain position.

To drive the motor stepper we need parallel data input (usually 4 inputs and I ground). Each of inputs gets sequencely different signal. Each of them has pulse signal that comes from driver/switching circuit which be built by transistors. The command (input signal) to drive that motor stepper usually is yielded by computer in serial data form. Then we need one circuit to convert serial data to be a parallel data that can be read by stepper motor. The circuit is called SIPO (Serial In Parallel Out).

This paper is trying to make a CMOS layout design of SIPO and stepper driver combination. The SIPO layout is built from some D flip-flop. Then driver layout is combined with SIPO in one layout within several circuit.

From this several layout alternative, the layout wide and time respon will be compared to get the best result. This layout design use "Magic CAD" software for layout drawing and "IRSIM" to simulate the design result. Layout drawing process and result of design simulation had done in the Laboratory of Electronic of Engineering Faculty of Indonesia University since December 2003 until January 2004."

"A complete overhaul of the highly successful 1995 book MMIC design, this text promises much to graduate students and engineers in high frequency electronics. The author team combines academic research and applications input from industry. Prominence is given in all chapters to practical applications of the components and technologies covered, whilst there are entirely new chapters on transceivers, multilayer techniques, CPW millimetre-wave ICs and integrated antennas."

"Based on the authors' expansive collection of notes taken over the years, Nano-CMOS Circuit and Physical Design bridges the gap between physical and circuit design and fabrication processing, manufacturability, and yield. This innovative book covers: process technology, including sub-wavelength optical lithography; impact of process scaling on circuit and physical implementation and low power with leaky transistors; and DFM, yield, and the impact of physical implementation. "